Results for " **((generation of design verification tests)<in>metadata)** "
Your search matched **1** of **1310010** documents. You selected **1** items.

e-mail

» Download Citations

Citation & Abstract

ASCII Text

» Learn more

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Display Format: ○ Citation ◉ Citation & Abstract

Article Information View: 1-1 | Vie

1. **Generation of design verification tests from behavioral VHDL programs using pa and constraint programming**
Vemuri, R.; Kalyanaraman, R.
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume: 3 Issue: 2 Jun 1995
Page(s): 201-214
Digital Object Identifier 10.1109/92.386221
Summary: A method for generation of design verification tests from behavior-level VH presented. The method generates stimuli to execute desired control-flow paths in the g program. This method is based on path enumeration, constraint ge.....
AbstractPlus | Full Text: PDF IEEE JNL

View: 1-1 | View Search Resu